

(V) Preliminary Specifications () Final Specifications

Module	10.1" WUXGA Color TFT-LCD with LED Backlight design
Model Name	G101UAN02.0

Customer E	Date	Approved by	Date			
		<u>Grace Hung</u>	<u>2017/10/25</u>			
Checked & Approved by		Prepared by				
		Ivan Chao	<u>2017/10/25</u>			
		General Display Business Unit / AU Optronics corporation				



Contents

1. Operating Precautions	5
2. General Description	6
2.1 Display Characteristics	6
2.2 Optical Characteristics	7
3. Functional Block Diagram	10
4. Absolute Maximum Ratings	11
4.1 Absolute Ratings of TFT LCD Module	11
4.2 Absolute Ratings of Environment	11
5. Electrical Characteristics	12
5.1 TFT LCD Module	12
5.2 Backlight Unit	
6. Signal Interface Characteristic	20
6.1 Pixel Format Image	20
6.2 The Input Data Format	21
6.3 Integration Interface Requirement	22
6.4 MIPI Interface Timing	24
6.5 Power ON/OFF Sequence	25
7. Reliability Test Criteria	
8. Mechanical Characteristics	
8.1 LCM Outline Dimension (Front View)	27
8.2 LCM Outline Dimension (Rear View)	28
9. Label and Packaging	29
9.1 Shipping Label (on the rear side of TFT-LCD display)	29
9.2 Carton/Pallet Package	29
10 Safety	30
10.1 Sharp Edge Requirements	30
10.2 Materials	
10.3 Capacitors	
10.4 National Test Lab Requirement	






Product Specification AU OPTRONICS CORPORATION

Version and Date	Page		Old description			N	lew D)escr	iptic	on					
0.1 2017/04/20	All	First draft sp	pecific	ation	1				-						
0.2 2017/08/01	19	Parameter- LED Power Supply- LED Enable Input - High Level- Devel- PWM Legic Input - High Level- PWM Legic Input - PWM Legic Input -	Symbol- VLED- VLED_EN		4 F F	Max + 12+ 5.5+ 0.8+ 5.5+	Units- [Volt]- [Volt]- [Volt]- [Volt]- [Volt]-	Remark	Parameter- LED Power Supply- LED Enable Input - High Level- TEB Enable Input - LED Enable Input - Level-vel- PWM Logic Input - PWM Logic Input - PWM Logic Input -	Symbo VLED VLED_E VPWM_E	* 4.2= 2.5= N= -*	Type 12= 	Max ≠ 13.2≠ 5.5= 0.8= 5.5=	[Volt]-	Remark=
		Low Level- PWM Input Frequency- PWM Duty Ratio-	FPWM- Duty-	-0 200-2 1-0	4	0.8+ 10K+ 100+	Hz. %	Note1	Low Level PWM Input Frequency PWM Duty Ratio	FPWM Duty-		4 4	0.80 20Kr 1000	Hze %2	Note1
0.3 2017/10/17	6	Power Consumptions	[Watt]-	3.45W (with	LED driver	¢.			Power Consumption	[Watt]-	5.83W (w	th LED drive	er)-		
		Temperature Range- Oporating- Storage (Non-Operating)-	100- 100-	-10 to +60, -20 to +70;					Temperature Range- Opsrating- Storage (Non-Operating)-		-10 to +66 -20 to +60	2.2			
	7	White Luminance +	(od/m2)/ (5p	= 20mA- average)+		600e	800~	(e	White Luminance 🤞	[cd/m		17.9mA⊮ average)⊮		600+	800+2
		Power Consumption	[Watt]	5.83W (with	LED driver)			Power Consumption	[Wati]	5.54W (w	th LED drive	ir)		
		Surface Treatment	20	Glare					Surface Treatment	~	HCLR				
		RGB 6-bits + Hi	-FRC						RGB 6-bits + 3F	RC					
	11	Item= Logic/LCD drive Voltage=	Symbol- Vin-	Min- -0.3-	Max- +4.5-		Unit- Valtj-	Conditiona- Note 1,2-	Item- Logic/LCD drive Voltage-	Symbol- VDD-	Min- -0.3=	Max-+4.5-		nit. alt]-	Conditions- Note 1,2-
		Storage Temperature	TST	-20-		+70-	0	[°C]>	Storage Temperature	e T	STe	-:	20₽		+600
	12	VDD_3.2		troller Panel signal Controller and Data	Control	signal	Gate driver ID	De diver IC. 2011200	VDD_3.3	MIPI Receiver	enter Controller Panel signal Controlle and Dala	r Contro		Gate bliver IC	s dwer IC Se 1200
		Symbol Paran	neter#	Mine	Тур⊭	Max	a I	Units	Symbol Parameter-	Min	тур-	Max-	Units-	-	Remark
	13	VDD- Logic/LCD D PDD- VDD F	-	3.0¢	3.3¢	4.2×	_	[Volt]₀ [Watt]₀	VDD+ Logic/LGD Drive Vi IDD+ IDD Current-	1.52	263-	3.6-	[Voit]- (mA]-		201
		IDD ₄ IDD G		-4	-4	316		[mA]e	IRush- Inrush Curren PDD- VDD Power-	k o		2000/	[mA]- [mW]-	J.	Note 1-
	10	Parameter.	Symbol	> Min	 T	2000 ур.	۵ Max	(mA) Units	Parameter/ Sy	mbol- Mir			a Interes	10 0.55	ndition
	18	Backlight Power Consumption	PLED.	-0		-0	4.9⊳	[Watt]	Backlight Power Consumption Pl	.ED, ~	4.6	4.75	. [Watt]- (Ta=2	nits)-
	19	Parameter, LED Power Supply		mbol	Min- 4.2-	Typ - 12-	Max -	Units	Parameter.		ymbol.₀ VLED.₀	Min.₀ 10.8₀	Typ ₀ 12₀	Max	Units. [Volt].
		Parameter Sy	mbol Min	Тур	Max	Unit	is Co	ondition		mbol Mir	n Typ	Max	Units	s Co	ndition
		Backlight Power Consumption	LED	4.6	4 79	[Wat	-1	25°C ල 800 nits) 25°C ල 800	constantation	LED -	4.3	4.5	[Watt	4	15°C@ 800 nits) 15°C@ 800
	20		N/A 15,000	1	2	Hou	"	nits) Note1 Ta=25°C)		VA 15,0			Hour		nits) Note1. a=25°C)
		LED Forward Voltage	-string -	5.65 33.9	5.8 34.8	A	. 0	Ta=25C) Note2	LED Expressed Voltage	string -	5.65	1 1000	8 1.3743	17	a=25°C) Note2.
			IE G	19.5	3	[mA		Ta=25°C)	or crery ceb string	IF -	17.9		[mA]		a=25°C)
		Connector Name / Desig	gnation-			-	nnector-		Connector Name / Desig	nation		For S	gnal Con	0000000000	
	22	Manufacturer- Type / Part Numbe	H-	FH34		HIROSE	5≠)) or comp	atible	Manufacturer- Type / Part Numbe			34SJ-34S-		or compa	
		Mating Housing/Part Ne				PC Cab		101	Mating Housing/Part No		NZD698-01A-20130218 or compatible-				
	22		<u>vnc</u> ∘)_EN∘	Y	-		t to syste able Input			NC∉ D_EN∉			ot Connect river Enal		,



G101UAN02.0

AU OPTRONICS CORPORATION





1. Operating Precautions

- 1) Since front polarizer is easily damaged, please be cautious and not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or soft cloth.
- 5) Since the panel is made of glass, it may be broken or cracked if dropped or bumped on hard surface.
- 6) To avoid ESD (Electro Static Discharde) damage, be sure to ground yourself before handling TFT-LCD Module.
- 7) Do not open nor modify the module assembly.
- 8) Do not press the reflector sheet at the back of the module to any direction.
- 9) In case if a module has to be put back into the packing container slot after it was taken out from the container, do not press the center of the LED light bar edge. Instead, press at the far ends of the LED light bar edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) TFT-LCD Module is not allowed to be twisted & bent even force is added on module in a very short time. Please design your display product well to avoid external force applying to module by end-user directly.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Severe temperature condition may result in different luminance, response time and lamp ignition voltage.
- 14) Continuous operating TFT-LCD display under low temperature environment may accelerate lamp exhaustion and reduce luminance dramatically.
- 15) The data on this specification sheet is applicable when LCD module is placed in landscape position.
- 16) Continuous displaying fixed pattern may induce image sticking. It's recommended to use screen saver or shuffle content periodically if fixed pattern is displayed on the screen.



AU OPTRONICS CORPORATION

2. General Description

G101UAN02.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:10 WUXGA, 1920(H) x1200(V) screen and 16.7M colors (RGB 6-bits + 3FRC) with LED backlight driving circuit. All input signals are MIPI interface compatible.

2.1 Display Characteristics

The following items are characteristics summary under 25 °C condition:

Items	Unit	Specifications
Screen Diagonal	[inch]	10.1"
Active Area	[mm]	216.81(H) x 135.5(V)
Pixels H x V		1920 x 3(RGB) x 1200
Pixel Pitch	[mm]	0.11292 X 0.11292
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		AHVA, Normally Black
Nominal Input Voltage VDD	[Volt]	+3.3 Тур
Power Consumption	[Watt]	5.54W (with LED driver)
Weight	[Grams]	170 Max
Physical Size	[mm]	229.9 x 150.5 x 4.95 Max (PCBA side)
Electrical Interface		MIPI
Surface Treatment		HCLR
Support Color		16.7M colors (RGB 6-bit + 3FRC)
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	-10 to +60 -20 to +60
RoHS Compliance		RoHS Compliance



G101UAN02.0 rev.0.4

30

AU OPTRONICS CORPORATION

2.2 Optical Characteristics The optical characteristics are measured under stable conditions at 25 °C (Room Temperature):

Item	Unit	Conditions	Min.	Тур.	Max.	Note
White Luminance	[cd/m2]	ILED= 17.9mA (5p average)	600	800		
Uniformity	%	5 points	70%			
Contrast Ratio			600	800	-	
Response Time	[msec]	Rising + Falling		25	35	
	[degree]	Horizontal (Right)	80	85		
Viewing Angle	[degree]	CR = 10 (Left)	80	85		
[degree] [degree] Vertical CR = 10		80	85			
	[degree]	CR = 10 (Lower)	80	85		
		Red x	TBD	TBD	TBD	
		Red y	TBD	TBD	TBD	
		Green x	TBD	TBD	TBD	
Color / Chromaticity Coordinates		Green y	TBD	TBD	TBD	
(CIE 1931)		Blue x	TBD	TBD	TBD	
		Blue y	TBD	TBD	TBD	
		White x	TBD	TBD	TBD	
		White y	TBD	TBD	TBD	
Color Gamut	%		-	50	-	


Note 1: Measurement method

Equipment Pattern Generator, Power Supply, Digital Voltmeter, Luminance meter (SR_3 or equivalent)

Aperture Field angle 2° with 50cm measuring distance

Test Point Follow Note 2 position


Environment < 1 lux



Module Driving Equipment



Note 2: Definition of 5 points position



Note 3: The luminance uniformity of 5 points is defined by dividing the minimum luminance values by the maximum test point luminance


$$\delta_{W9} = \frac{Minimum Brightness of five points}{Maximum Brightness of five points}$$

Note 4: Definition of contrast ratio (CR):

Contrast ratio (CR)= Brightness on the "White" state Brightness on the "Black" state

Note 5: Definition of response time:


The output signals of photo detector are measured when the input signals are changed from "White" to "Black" (falling time) and from "Black" to "White" (rising time), respectively. The response time interval is between 10% and 90% of amplitudes. Please refer to the figure as below.





AU OPTRONICS CORPORATION

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as below: 90° (θ) horizontal left and right, and 90° (Φ) vertical high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated to its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 10.1 inch color TFT/LCD module:





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Мах	Unit	Conditions
Logic/LCD drive Voltage	VDD	-0.3	+4.5	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment

ltem	Symbol	Min	Max	Unit
Operating Temperature	TOP	-10	+60	[°C]
Operation Humidity	HOP	5	90	[%RH]
Storage Temperature	TST	-20	+60	[°C]
Storage Humidity	HST	5	90	[%RH]

Note 1: At Ta (25 $^\circ\!\mathrm{C}$)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: Maximum wet-bulb temperature is less than 39 $^{\circ}\text{C}$ and no condensation

Note 4: Operating temperature means "Front and rear surface" of panel



AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module


5.1.1 Power Specification

Input power specifications are as follows;

The power specification are measured under 25 $^\circ\!\mathrm{C}$ and frame frequency under 60Hz

Symbol	Parameter	Min	Тур	Max	Units	Remark
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
IDD	IDD Current	-	263	316	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
PDD	VDD Power	-	867	1042	[mW]	Note 1
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : White Pattern at 3.3V driving voltage. (Pmax=V3.3 x Iwhite)



Note 2 : Measure Condition

VDD rising time




AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off. MIPI DC/AC Characteristics are as follows;

	MIPI Receiver Differential Input (DC Characteristics)								
Symbol	Parameter	Min	Тур	Max	Unit				
BRмірі	Input data bit rate	200	-	1000	Mbps				
VCMRX	Common-mode voltage(HS Rx mode)	70	-	330	mV				
Vidth	Differential input high threshold (HS Rx mode)	-	-	70	mV				
Vidtl	Differential input low threshold (HS Rx mode)	-70	-	-	mV				
Vidm	Differential input voltage range (HS Rx mode)	70	-	500	mV				
VIHHS	Single-end input high voltage (HS Rx mode)	-	-	460	mV				
VILHS	Single-end input low voltage (HS Rx mode)	-40	-	-	mV				
Zid	Differential input impedance	80	100	125	Ω				
Vihlp	Logic 1 input voltage (LP Rx mode)	880			mV				
Villp	Logic 0 input voltage (LP Rx mode)			550	mV				
Vон	Output high level (LP Tx mode)	1.08	1.2	1.32	V				
Vol	Output low level (LP Tx mode)	-50		50	mV				






AU OPTRONICS CORPORATION

	MIPI Receiver Differential Input (AC Characteristics)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
$\Delta V_{\text{CMRX(HF)}}$	Common-mode interference beyond 450MHz		-	-	100	mV				
$\Delta V_{\text{CMRX(LF)}}$	Common-mode interference 50MHz ~ 450MHz		-50	-	50	mV				
C _{CM}	Common-mode termination		-	-	60	pF				
UI _{INST}	UI instantaneous		1		12.5	ns				

HS RX Scheme




Symbol	Parameter	Min	Тур	Max	Unit	Notes
T _{SKEW[TX]}	Data to Clock Skew (mesured at transmitter)	-0.15		0.15	UI _{INST}	1
T _{SETUP[RX]}	Data to Clock Setup Time (receiver)	0.15			UI _{INST}	2
T _{HOLD[RX]}	Data to Clock Hold Time (receiver)	0.15			UI _{INST}	2

Note:

1. Total silicon and package delay budget of 0.3^*UI_{INST}

2. Total setup and hold window for receiver of $0.3^* UI_{\text{INST}}$

High Speed Data Transmission: Data to Clock Timing






AU OPTRONICS CORPORATION

	LP Receiver AC Specifications									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
e _{SPIKE}	Input pulse rejection		-	-	300	V · ps				
T _{MIN-RX}	Minimum pulse width response		50	-	-	ns				
V _{INT}	Peak interference amplitude		-	-	200	mV				
f _{INT}	Interference frequency		450	-	-	MHz				

Input Glitch Rejection of Low-Power Receivers



For MIPI data transmission from TX to TCON works properly in video mode, it is suggested that all of MIPI lanes status follow the scheme showed in below. When power is turned on, all lanes (include clock lane) are into LP-11 status first. When TX wants to start transmitting data to TCON, the clock lane is into HS and start toggling. Then data lanes are into HS and data are transmitted. After data transmissions are finished (ex. H-blanking, V-blanking), the data lanes are returned to LP-11, then clock lane, too. The transmission start from LP-11 and stop in LP-11 on all lanes (include clock lane) are the recommended proper operation sequence for MIPI video mode.

VDD		1	1	1	1	1	1	1	1	1 1		1		1		1		\
CLKP CLKN	/	<u>-P-11</u>		HS			HS		LP-11		bococoq	HS			HS 10000000	xxxxx a /	LP-11	
DnP DnN ——	/	11	Дд						1							₽∕		

Parameter	Description	Min	Тур	Max	Unit
TCLK-MISS	Timeout for receiver to detect absence of Clock transitions and disable the Clock Lane HS-RX.			60	ns
TCLK-POST	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of THS-TRAIL to the beginning of TCLK-TRAIL.	60 ns + 52*UI			ns
TCLK-PRE	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8			UI

The timing definitions are listed in below,



TCLK-PREPARE	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38		95	ns
TCLK-SETTLE	Time interval during which the HS receiver shall ignore any Clock Lane HS transitions, starting from the beginning of TCLK-PREPARE.	95		300	ns
TCLK-TERM-EN	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX.			38	ns
TCLK-TRAIL	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60			ns
TCLK-PREPARE + TCLK-ZERO	TCLK-PREPARE + time that the transmitter drives the HS-0 state prior to starting the Clock.	300			ns
TD-TERM-EN	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX.			35 ns + 4*UI	ns
ТЕОТ	Transmitted time interval from the start of THS-TRAIL or TCLK-TRAIL, to the start of the LP-11 state following a HS burst.			105 ns + 12*UI	ns
THS-EXIT	Time that the transmitter drives LP-11 following a HS burst.	100			ns
THS-SYNC	HS Sync-Sequence '00011101' period		8		UI
THS-PREPARE	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40 ns + 4*UI		85 ns + 6*UI	ns
THS-PREPARE + THS-ZERO	THS-PREPARE + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	145 ns + 10*UI			ns
THS-SETTLE	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of THS-PREPARE.	85 ns + 6*UI		145 ns + 10*UI	ns
THS-SKIP	Time interval during which the HS-RX should ignore any transitions on the Data Lane, following a HS burst. The end point of the interval is defined as the beginning of the LP-11 state following the HS burst.	40		55 ns + 4*UI	ns
THS-TRAIL	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	60 ns + 4*UI			ns
TLPX	Transmitted length of any Low-Power state period	50			ns
Ratio TLPX	Ratio of TLPX(MASTER)/TLPX(SLAVE) between Master and Slave side	2/3		3/2	
TTA-GET	Time that the new transmitter drives the Bridge state (LP-00) after accepting control during a Link Turnaround.		5*TLPX		ns
TTA-GO	Time that the transmitter drives the Bridge state (LP-00) before releasing control during a Link Turnaround.		4*TLPX		ns
TTA-SURE	Time that the new transmitter waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	TLPX		2*TLPX	ns


Note:

1. The minimum value depends on the bit rate. Implementations should ensure proper operation for all the supported bit rates.


2. TLPX is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.



AU OPTRONICS CORPORATION



Switching the Clock Lane between Clock Transmission and Low-Power Mode



Turnaround Procedure



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	4.3	4.5	[Watt]	(Ta=25℃ @ 800 nits)
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25℃ @ 800 nits) Note1.
LED Forward Voltage	VF	-	5.65	5.8	[Volt]	(Ta=25℃)
LED Forward Voltage of every LED string	VF-string	-	33.9	34.8	[Volt]	(Ta=25℃) Note2.
LED Forward Current	IF	-	17.9	-	[mA]	(Ta=25℃)

Note 1. The LED life-time define as the estimated time to 50% degradation of initial luminous.

Note 2. LED Array 6 parallel * 6 series



Product Specification AU OPTRONICS CORPORATION

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	10.8	12	13.2	[Volt]	
LED Enable Input High Level		2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.8	[Volt]	Define as
PWM Logic Input High Level	VLED PWM	2.5	-	5.5	[Volt]	Connector
PWM Logic Input Low Level		-	-	0.8	[Volt]	(Ta=25℃) Note1.
PWM Input Frequency	FPWM	200	-	20K	Hz	
PWM Duty Ratio	Duty	10		100	%	

Note 1: The input high level voltage conversion to 2.5V by level shift circuit.

Note 2: The LED PWM Logic Input Low Level Voltage must have output impedance close to 0 ohm in front of input connector.




AU OPTRONICS CORPORATION

6. Signal Interface Characteristic

6.1 Pixel Format Image


Following figure shows the relationship between input signal and LCD pixel format.





AU OPTRONICS CORPORATION

Input Pixel Stream Format (1920RGB in 4 Lanes with RGB 8-8-8 format)



LPS : Low Power State

SoT : Start of Transmission

EoT : End of Transmission

ECC : Error-Correcting Code



6.3 Integration Interface Requirement

6.3.1 MIPI Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	HIROSE
Type / Part Number	FH34SJ-34S-0.5SH(50) or compatible
Mating Housing/Part Number	NZD698-01A-20130218 or compatible



AU OPTRONICS CORPORATION

6.3.2 MIPI Pin Assignment

MIPI is a differential signal technology for LCD interface and high speed data transfer device.

No.	Pin Name	Description
1	VDD	DC-DC circuit supply voltage
2	VDD	DC-DC circuit supply voltage
3	NC	Not Connection
4	VLED_EN	LED driver Enable Input
5	VLED_PWM	Backlight LED driver PWM Input
6	ID	Pull high (10Kohm to 1.8V)
7	ID	Pull high (10Kohm to 1.8V)
8	NC	Not Connection
9	GND	Ground
10	DSI_D2P/Rx-IN2P	MIPI data pair 2 positive signal
11	DSI_D2N/Rx-IN2N	MIPI data pair 2 negative signal
12	GND	Ground
13	DSI_D1P/Rx-IN1P	MIPI data pair 1 positive signal
14	DSI_D1N/Rx-IN1N	MIPI data pair 1 negative signal
15	GND	Ground
16	DSI_CLKP/Rx-CLKP	MIPI Clock positive signal
17	DSI_CLKN/Rx-CLKN	MIPI Clock negative signal
18	GND	Ground
19	DSI_D0P/Rx-IN0P	MIPI data pair 0 positive signal
20	DSI_D0N/Rx-IN0N	MIPI data pair 0 negative signal
21	GND	Ground
22	DSI_D3P/Rx-IN3P	MIPI data pair 3 positive signal
23	DSI_D3N/Rx-IN3N	MIPI data pair 3 negative signal
24	GND	Ground
25	GND	Ground
26	GND	Ground
27	GND	Ground
28	ID	Pull low (4.7Kohm to Ground)
29	Aging	Aging Mode Power Supply (AUO only)
30	NC	Not Connection
31	VLED	LED Power Supply
32	VLED	LED Power Supply
33	VLED	LED Power Supply
34	VLED	LED Power Supply



Product Specification AU OPTRONICS CORPORATION

6.4 MIPI Interface Timing


6.4.1 Timing Characteristics

Basically, interface timings should match the 1920x1200 /60Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	Frame Rate			60		Hz
Clock fre	Clock frequency		148.04	149.9	151.27	MHz
	Period	τ _v	1206	1212	1218	_
Vertical	Active	T _{VD}			T _{Line}	
Section	Blanking	T _{VB}	6	12	18	
	Period	Т _н	2046	2058	2070	
Horizontal	Active	T _{HD}		1920		T _{Clock}
Section	Blanking	T _{HB}	126	138	150	

Note : DE mode only

6.4.2 Timing diagram






AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

Power on/off sequence is as follows. Interface signals and VLED on/off sequence are also shown in the chart.



Power Sequence Timing								
	Val	ue						
Parameter	Min.	Max.	Units					
T1	0.5	10						
T2	40	-						
T5	120	-						
Т6	50	-						
T7	0	50						
Т8	0	10	ms					
T11	500	-	1115					
T12	10	-						
T13	10	-						
T14	0.5	10						
T15	10	-						
T18	10	-						

Note: VLED_PWM must be pull low(GND) when it is not pull high.



G101UAN02.0

G101UAN02.0 rev.0.4

26/30

AU OPTRONICS CORPORATION

7. Reliability Test Criteria

Items	Required Condition	Note				
Temperature Humidity Bias	40 °C /90%,300Hr					
High Temperature Operation						
Low Temperature Operation	-10 °C, 300Hr					
Hot Storage	60 °C, 300Hr					
Cold Storage	-20 °C, 300Hr					
Thermal Shock Test	-10 °C /30 min , 60 °C /30 min , 20cycles					
Hot Start Test	60 °C /1 Hr min. power on/off per 5 minutes, 5 times					
Cold Start Test	-10 °C /1 Hr min. power on/off per 5 minutes, 5 times					
On/off test	On/10 sec, Off/10 sec, 30,000 cycles					
Shock Test	Acceleration: 220 G Half sine wave Active time: 2 ms					
Shock rest	Pulse: X,Y,Z .one time for each side Test method: Non-Operation					
	Acceleration: 1.5 G					
Vibration Test	Frequency: 10 - 500Hz Random					
	Sweep: 30 Minutes each Axis (X, Y, Z)					
	Test method: Non-Operation					
ESD	Contact : ± 8KV/ operation, Class B	Note 1				
	Air : ± 15KV / operation, Class B					

Note1: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Note2:


- Water condensation is not allowed for each test items.
- Each test is done by new TFT-LCD module. Don't use the same TFT-LCD module repeatedly for reliability test.
- The reliability test is performed only to examine the TFT-LCD module capability.
- To inspect TFT-LCD module after reliability test, please store it at room temperature and room humidity for 24 hours at least in advance.



G101UAN02.0

8. Mechanical Characteristics

8.1 LCM Outline Dimension (Front View)






AU OPTRONICS CORPORATION

G101UAN02.0

8.2 LCM Outline Dimension (Rear View)



Connector : FH34S-34S-0_5SH



AU OPTRONICS CORPORATION

9. Label and Packaging

9.1 Shipping Label (on the rear side of TFT-LCD display)

TBD

9.2 Carton/Pallet Package

TBD



10.1 Sharp Edge Requirements

There will be no sharp edges or comers on the display assembly that could cause injury.

10.2 Materials

10.2.1 Toxicity

There will be no carcinogenic materials used anywhere in the display module. If toxic materials are used, they will be reviewed and approved by the responsible AUO toxicologist.

10.2.2 Flammability

All components including electrical components that do not meet the flammability grade UL94-V1 in the module will complete the flammability rating exception approval process.

The printed circuit board will be made from material rated 94-V1 or better. The actual UL flammability rating will be printed on the printed circuit board.

10.3 Capacitors

If any polarized capacitors are used in the display assembly, provisions will be made to keep them from being inserted backwards.

10.4 National Test Lab Requirement

The display module will satisfy all requirements for compliance to:

UL 60950-1 second edition U.S.A. Information Technology Equipment